HBBPFC design and implementation project

DESCRIPTION

Power factor correctors or PFCs are developed as a solution to power consumption problems due to their high power factor, protect systems against voltage fluctuations and high currents.


The purpose of a PFC is that the input current follows the sinusoidal form of the line voltage, so that its unit power factor is obtained.


The HBBPFC is a converter designed to obtain 400VDC output, powered from the mains and obtaining a power factor PF = 1.


CIRCUIT FEATURES


HBBPFC is composed by one inductor, two capacitors, two transistors and the load, as the follow figure:


1.JPG

Figure 1: HBBPFC schematic circuit [1].


The current flows through the circuit creating two modes of operation through the alternating operation of each of the transistors.


1.JPG

Figure 2: HBBPFC's modes of operation [1], [2], [3].

PCBS DESING


This project has three printed circuits designed in Altium Designer, the first, the power stage or HBBPFC, the second, the signal conditioning stage with the control stage and, finally, the supply stage and its implementations were:


1_opt (2).jpg

Figure 3: HBBPFC implementation [1].


POWER STAGE


The power stage is the plant or Half-Bridge Boost Power Factor Corrector and its PCB is:


Second_PCB_opt.jpg

Figure 4: power stage [1].


SIGNAL CONDITIONING STAGE


1_opt.jpg

Figure 5: conditioning stage [1].


SUPPLY STAGE


1_opt (1).jpg

Figure 6: supply stage [1].


EXPERIMENTAL RESULTS


The following figures correspond to some of the results obtained in the implementation of the HBBPFC:


IMG_20170613_174238_opt.jpg

Figure 7: HBBPFC international project global testing [1].


IMG_20170613_174228_opt.jpg

Figure 8: HBBPFC international project Power Factor visualization [1].


Output voltage (vs) = 212.3 + 212.7 = 425V

PF = 1.

Power output = 83W.


FUTURE WORKS


Currently a new design of the power stage has been developed:


1_opt.jpg

Figure 9: new desing of HBBPFC [1].


The development card used for the implementation of the control is obsolete, therefore, a new stage of signal conditioning (with supply stage was) designed using a PSoC 5LP (CY8CKIT-059 PSoC 5LP CY8C5888LTI_LP097).


1_opt (1).jpg

Figure 10: new conditioning stage with supply included [1].


Another future work is to create a scientific paper (IEEE) with the achievements obtained in this project and to implement a new control strategy to improve results.


Resources are currently being searched to finance this project.


REFERENCES


[1] A. G. Rubiano-Muñoz“módulo de interconexión entre una fuente para DBD y la red eléctrica”. Andy Rubiano, pp. 1 - 110. May 2017.


[2] J. Bayona, H. Chamorro, A. Sánchez, J. Aguillón García and D. Rubio. “Linear control for a power factor correction rectifier in half-bridge configuration”. IEEE CACIDI 2016 - IEEE Conference on Computer Sciences, pp. 1 - 6. 2016.


[3] J. Bayona. “Fuente de alimentación regulable para lámpara fluorescente con baja interferencia electromagnética. Master thesis. Faculty of Engineering. Pontificia Universidad Javeriana. December 2013. Available: https://repository.javeriana.edu.co/bitstream/handle/10554/15399/BayonaNavarroJhonFredy2013.pdf;jsessionid=B93222A035E128C4EDB3D5D6F3D0B3F7?sequence=1.


LAST DISSERTATION PHOTOS


20182487_1237172533078886_752430076_o_opt.jpg

1a_opt.jpg

Figure 11: Andy Rubiano in HBBPFC international project dissertation.


Words to PCBWay


Thank you PCBWay and Anson Bao for manufacturing the PCBs and helping me. Excellent service.


Andy Rubiano 

Electronic engineer.

Twitter: @RubianoAndy.

Facebook: @RubianoAndy.

Instagram: @RubianoAndy.

Apply for sponsorship >>
13800+ Projects Sponsored
Aug 14,2017
5,748 viewsReport item
  • Comments(0)
  • Likes(7)
Upload photo
You can only upload 5 files in total. Each file cannot exceed 2MB. Supports JPG, JPEG, GIF, PNG, BMP
0 / 10000