Jul 11,2023
1,167 views
end-flag
  • Comments(4)
  • Likes(6)
Upload photo
You can only upload 5 files in total. Each file cannot exceed 2MB. Supports JPG, JPEG, GIF, PNG, BMP
0 / 10000
  • Hi, very nice project! Is there a more economic alternative CPLD I can use?

    BW's Technoshed 2024-10-16 18:29:58Reply

    Unfortunately it's pretty heavily tied to this form factor and macrocell size. There aren't any more suitable Xilinx designs and to move to another supplier would require buffers to be fitted, offsetting the savings.

    Reply
  • Excellent project, I am thinking of building it for my Atari Falcon. I don't have the CPLD you used but perhaps the XC9536XL-10VQG64C (which I already have) might be appropriate for this project. Could you please advise?

    BW's Technoshed 2024-10-16 18:29:00Reply

    Hi there. I'm afraid I don't think the verilog would fit into a 36 as currently designed. Perhaps with all the area optimisations turned on an experienced verilog developer could optimise it enough to get it to fit, but then I don't know that the pin mappings are the same either. I'm afraid it's really targetted for the 72.

    Reply
VOTING 0 votes
  • 0 USER VOTES
0.00
  • YOUR VOTE 0.00 0.00
You may also like